Design and deliver high-quality memory layouts for advanced FinFET processes. Manage floor-planning, schedule, and chip integration; perform physical verification (LVS/DRC/ERC/Antenna/EM); lead and train layout teams; document methodologies and adapt to new process rules and automation.
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:Job Requirements:
- Minimum 8+ years of experience with a Bachelor's degree or 6+ years of experience with a Master's degree, strong layout knowledge.
- Proficiency in using Cadence tools (Virtuoso Layout, Layout XL, Cadence Schematic Capture, and verification tools - Calibre & Hercules).
- Strong layout knowledge in advanced submicron FinFET processes, including TSMC 5nm, 3nm, 2nm, A14 or Samsung lower FinFET nodes.
Key Responsibilities:
- Understand and apply layout guidelines, new process rules, and technical requirements for high-quality layouts.
- Manage scheduling, timelines, and layout floor-planning.
- Ensure end-to-end deliverables are completed with high quality and within the planned schedule.
- Adapt quickly to new methodologies and communicate effectively with the SOC and library teams.
Skill Set(Memory):
- Proven ability to manage schedules, timelines, and end-to-end deliverables.
- Experienced in leading teams, training junior engineers, and documenting layout methodologies and guidelines.
- Proficient in Cadence tools, including Virtuoso Layout, Layout XL, VXL, EXL, and Cadence Schematic Capture.
- Strong experience in memory layout design and physical verification (LVS, DRC, ERC, Antenna, Electro Migration) in CMOS processes.
- Extensive experience with physical verification tools such as Calibre and Hercules (DRC, LVS, ERC, Antenna, and Softcheck Errors).
- Proficiency in floor-planning, hierarchy layout, and chip integration.
- Solid understanding of memory architecture and RC requirements, with the ability to plan signal and power routing.
- Ability to lead teams, train junior engineers, and manage projects effectively.
- Strong knowledge of memory layout topology; experience with memory compilers is preferred.
- Knowledge of AI, layout automation, and script/SKILL programming is preferred.
- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.
- Self-reliant with the ability to work both independently and collaboratively.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Similar Jobs
Software • Semiconductor • Manufacturing
Design and verify memory layouts for advanced submicron processes, including floor planning, hierarchical layout, chip integration, signal and power routing, and physical verification. Manage schedules, deliverables, process-rule implementation, and technology reviews. Lead teams, train junior engineers, document methodologies, and collaborate with SOC and library teams. Experience with memory architecture, topology, RC requirements, memory compilers, layout automation, and SKILL programming is valued.
Top Skills:
Antenna VerificationCadence Layout XlCadence Schematic CaptureCadence Virtuoso LayoutCalibreDrcElectromigration AnalysisErcHerculesLvsSkill
Aerospace • Artificial Intelligence • Cloud • Machine Learning • Software • Cybersecurity • Defense
Provides technical leadership for aerospace navigation database production and customer support. Engages internal and external stakeholders to resolve technical issues, delivers tailored solutions, and supports production lifecycle activities. Develops quality assurance processes aligned with DO-200 standards, conducts reviews and audits, coordinates with source suppliers, improves workflows, and mentors team members. Requires extensive aerospace and flight operations knowledge, including FMS, ARINC 424, navigation procedures, flight planning, and aeronautical charts.
Top Skills:
Aerospace Navigation DatabasesArinc 424Do-200Flight Management Systems (Fms)Honeywell Navigation Database Formats
Aerospace • Artificial Intelligence • Cloud • Machine Learning • Software • Cybersecurity • Defense
Designs, develops, integrates, and validates aerospace engine, power, avionics, and actuation control systems. Responsibilities include requirements engineering, system architecture, control-system analysis, MATLAB/Simulink modeling, embedded C development, sensor and actuator integration, SIL/HIL testing, verification, validation, and aerospace certification compliance. The role supports model-based development and real-time embedded applications using aerospace standards and communication protocols.
Top Skills:
AfdxArinc 429Arm CortexArp4754AArp4761C++CanDo-160Do-178CDo-254DoorsDoors NgEmbedded CHilMatlabMbsePowerpcRs232Rs422/485RtosSilSimulinkStateflowSysmlTi C2000
What you need to know about the Mumbai Tech Scene
From haggling for the best price at Chor Bazaar to the bustle of Crawford Market, the energy of Mumbai's traditional markets is a key part of the city's charm. And while these markets will always have their place, the city also boasts a thriving e-commerce scene, ranking among the largest in the region. Driven by online sales in everything from snacks to licensed sports merchandise to children's apparel, the local industry is worth billions, with companies actively recruiting to meet the demands of continued growth.
